


1






FIG. 5






FIG. 6



· , •



The state of the s

FIG. 8A 15

Biased Exponent 15-n Fraction

Bit	Description
15: 16-n	Biased Exponent: Format: n-bit unsigned biased exponent, where n= WExponentSelect. The exponent is biased by 2 ⁿ .
15-n:0	Fraction: Format: (16-n)-bit fractional portion of the floating point significand.

FIG. 8B

Normalized W

Description 15:0 蒏

FIG. 8C

Biased Exponent	Sign	Significand	Represented Value
(n bits)	Integer	Fraction	(W/WFar)
$exp = 0.2^{n-1}$	•	frac	1.frac * 2^(exp-2^n)

FIG. 9A

_	
23-n	Fraction
23 24-n	Biased Exponent
31 24	Stencil

Bit	Description
31:24	Stencil: Format: U8
	Range = [0,255]
93.94-n	Biased Exponent:
17.07	Format: n-bit unsigned biased exponent, where n= WExponentSelect. The exponent is biased by 2 ⁿ .
0.0 60	Fraction:
0.11-02	Format: (16-n)-bit fractional portion of the floating point significand.

FIG. 9B

0 Normalized W 24 23 Stencil 3

Bit	Description
31:24	Stencil: Format: U8
,•	Range = [0,255]
iń	Normalized W (W/Wfar):
23:0	
? •	Range = [0, 1]